Espressif Systems /ESP32 /SPI0 /SLAVE1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SLAVE1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SLV_RDBUF_DUMMY_EN)SLV_RDBUF_DUMMY_EN 0 (SLV_WRBUF_DUMMY_EN)SLV_WRBUF_DUMMY_EN 0 (SLV_RDSTA_DUMMY_EN)SLV_RDSTA_DUMMY_EN 0 (SLV_WRSTA_DUMMY_EN)SLV_WRSTA_DUMMY_EN 0SLV_WR_ADDR_BITLEN 0SLV_RD_ADDR_BITLEN 0 (SLV_STATUS_READBACK)SLV_STATUS_READBACK 0 (SLV_STATUS_FAST_EN)SLV_STATUS_FAST_EN 0SLV_STATUS_BITLEN

Fields

SLV_RDBUF_DUMMY_EN

In the slave mode it is the enable bit of dummy phase for read-buffer operations.

SLV_WRBUF_DUMMY_EN

In the slave mode it is the enable bit of dummy phase for write-buffer operations.

SLV_RDSTA_DUMMY_EN

In the slave mode it is the enable bit of dummy phase for read-status operations.

SLV_WRSTA_DUMMY_EN

In the slave mode it is the enable bit of dummy phase for write-status operations.

SLV_WR_ADDR_BITLEN

In the slave mode it is the address length in bits for write-buffer operation. The register value shall be (bit_num-1).

SLV_RD_ADDR_BITLEN

In the slave mode it is the address length in bits for read-buffer operation. The register value shall be (bit_num-1).

SLV_STATUS_READBACK

In the slave mode 1:read register of SPI_SLV_WR_STATUS 0: read register of SPI_RD_STATUS.

SLV_STATUS_FAST_EN

In the slave mode enable fast read status.

SLV_STATUS_BITLEN

In the slave mode it is the length of status bit.

Links

() ()